

Modelling and Simulation of Ferroelectric-based Negative Capacitance Devices

MAYURI SRITHARAN, HYUNJAE LEE, YOUNGKI YOON.


Background

Field-Effect Transistor (FET)


The FET is a device used to amplify or switch electrical signals. The motivation to scale down the size of the FET has been crucial for producing high performing integrated circuits by increasing the overall density of transistors that can fit on a single chip for logic and memory applications [1]. However, classical transistor technology is limited by both undesirable scaling effects and the classical switching limit which inhibits the switching performance of these transistors for ultra-low-power electronics. Hence, there is a clear incentive to find alternative transistor technologies.

Negative Capacitance (NC) FET


By integrating a ferroelectric (FE) material in the conventional FET structure, it is possible to achieve steep switching characteristics beyond the classical limit.



FE materials exhibit a hysteretic response to an applied electric field due to polarization switching. Unique to FE materials is the ability to internally amplify the voltage when used along with dielectric materials – a phenomenon known as negative capacitance [2].




Experimental Demonstration



Methodology


Material Level

For the electronic states of the active channel material, density functional theory simulations are used. Tight-binding like Hamiltonians are generated as an input to our device simulator. FE material is modelled using Miller Model (MM) instead of the conventionally used Landau model to accurately capture hysteresis.



Device Level

The quantum transport simulator iterates along with Poisson's and FE modules until the system self-consistently converges.



NEGF

$$G(E) = [(E + i0^+) - H - U - \Sigma_S - \Sigma_D]^{-1}$$

Charges:

$$n = \frac{2}{\pi} \int G(E) f_S(E) + f_D(E) dE$$

$$p = \frac{2}{\pi} \int G(E) [1 - f_S(E) - f_D(E)] dE$$

Current:

$$I = \frac{2e}{h} \text{Tr}[\Sigma_S G(E) f_S(E) - \Sigma_D G(E) f_D(E)]$$

H : Hamiltonian
U : Potential energy
 $\Sigma_{S/D}$: Self-energy matrix at the source/drain
 $f_{S/D}$: Broadening function at the source/drain
 $f_{S/D}$: Fermi-Dirac distribution at the source/drain

FE module

$$P_{FE}(x, z) = P_s \tanh\left(\frac{E_{FE}(x, z) + E_c}{\delta}\right) + \epsilon_0 \epsilon_r E_{FE}(x, z)$$

where $\delta = \frac{2\epsilon_0 \epsilon_r}{P_s} \left[\frac{1 + P_s/P_0}{1 - P_s/P_0} \right]^{-1}$

P_s : Spontaneous and background polarization
 P_0 : Saturation polarization
 P_r : Remnant polarization
 E_c : Coercive electric field
 ϵ_r : Electric susceptibility of FE

Polarization Interaction

$$E_{FE}(x) = \frac{1}{2\epsilon_0 \epsilon_r} \frac{d^2 P_{FE}(x)}{dx^2}$$

ϵ_0 : Polarization interaction coefficient
 E_{FE} : Electric field induced by polarization interaction

Poisson's Equation


FE region: $-\epsilon_0 \epsilon_r \nabla^2 V + \nabla \cdot P_{FE} = 0$
Other regions: $-\epsilon_0 \epsilon_r \nabla^2 V = \rho$

Polarization interactions are included considering the variation of polarization along channel under bias.


Results

FE-DE Structure

We simulate a FE-DE structure to understand the fundamental physics of polarization switching in FE on dielectric material using MM.




NCFET Nominal Device Results



NC effect is achieved when internal voltage (V_{INT}) is amplified under polarization switching resulting in sub-60 mV/dec subthreshold swing.

$$SS = \frac{dV_{GS}}{dV_{INT}} \times \frac{dV_{INT}}{d\psi_S} \times \frac{d\psi_S}{d\log_{10}(I_{DS})}$$

FE film thickness study



Conclusions

1. By simulating FE-DE, we have shown the physical origin of the NC effect.
2. Our rigorous NCFET device simulation proposes device structures that can achieve steep-switching and hysteresis free characteristics for different target applications.
3. FE film thickness study reveals a critical thickness confirming experimental results.

References

[1] H. H. Radamson et al., "Miniaturization of CMOS," *Micromachines*, vol. 10, no. 5, 2019.
 [2] M. A. Alam et al., "A critical review of recent progress on negative capacitance field-effect transistors," *Appl. Phys. Letters*, vol. 114, no. 9, p. 090401, 2019.
 [3] J. Müller et al., "Ferroelectricity in simple binary ZrO₂ and HfO₂," *Nano Lett.*, vol. 12, no. 8, pp. 4318–4323, 2012.
 [4] M. H. Lee et al., "Prospects for ferroelectric HfZrO_x FETs with experimentally CET=0.98nm, SS_{for}=42mV/dec, SS_{rev}=28mV/dec, switch-off <0.2V, and hysteresis-free strategies," *2015 IEEE International Electron Devices Meeting (IEDM)*, 2015, pp. 22.5.1–22.5.4.
 [5] M. H. Lee et al., "Extremely Steep Switch of Negative-Capacitance Nanosheet GAA-FETs and FinFETs," *2018 IEEE International Electron Devices Meeting (IEDM)*, 2018, pp. 31.8.1–31.8.4.
 [6] H. Lee and Y. Yoon, "Simulation of Negative Capacitance Based on the Miller Model: Beyond the Limitation of the Landau Model," *IEEE Trans. Electron Devices*, vol. 69, no. 1, pp. 237–241, Jan. 2022.
 [7] H. Lee, M. Sritharan and Y. Yoon, "A Computational Framework for Gradually Switching Ferroelectric-Based Negative Capacitance Field-Effect Transistors," *IEEE Trans. Electron Devices*, vol. 69, no. 10, pp. 5928–5933, 2022.
 [8] M. H. Lee et al., "Physical thickness 1.x nm ferroelectric HfZrO_x negative capacitance FETs," *2016 IEEE International Electron Devices Meeting (IEDM)*, 2016, pp. 12.1.1–12.1.4.

Acknowledgments: This work was supported in part by the Canada First Research Excellence Fund and in part by NSERC Discovery Grant. M. Sritharan's work was supported in part by NSERC CGS M scholarship and WIN Nanofellowship. Computing resources were provided by Compute Canada.